



MOSFETs mit high-k Gate-Dielektrika

Bernhard Fabel

Lehrstuhl für Technische Elektronik, TU München

1. Bayerischer FORNEL-Workshop, 12. April 2005



1. Bayerischer FORNEL-Workshop, 12. April 2005

Bernhard Fabel, MOSFETs mit high-k Gate-Dielektrika



Semiconductor
manufacturing technology



Outline


- Motivation
- high- k dielectrics
- MOS–Technology
- Al_2O_3
- Pr_2O_3
- Evaluation
- Summary

Motivation – Introduction

CMOS shrink

- ⇒ Thinner gate oxides
- ⇒ Tunneling current
 - i) increasing power consumption
 - ii) reduced device life time

Leakage current through gate stack




tunneling oxide < 4nm phy. thickness

ITRS 2003

Year	2001	2002	2003	2004	2005	2006	2007	2010	2013	2016	
T. Node (nm)	130	115	100	90	80	70	65	45	32	22	
EOT (nm)	MPU/ASIC	1.3–1.6	1.2–1.5	1.1–1.6	0.9–1.4	0.8–1.3	0.7–1.2	0.6–1.1	0.5–0.8	0.4–0.6	0.4–0.5
	LOP	2.0–2.4	1.8–2.2	1.6–2.0	1.4–1.8	1.2–1.6	1.1–1.5	1.0–1.4	0.8–1.2	0.7–1.1	0.6–1.0
	LSTP	2.4–2.8	2.2–2.6	2.0–2.4	1.8–2.2	1.6–2.0	1.4–1.8	1.2–1.6	0.9–1.3	0.8–1.2	0.7–1.1
	DRAM	5	4,5	4,1	3,6	3,3	3	2,7	1,55	1,05	0,55


Motivation – high-k

Solution: thicker gate oxides



$$\frac{\epsilon_o \cdot \epsilon_{SiO_2} \cdot A}{t_{SiO_2}} = C_{Ox} = \frac{\epsilon_o \cdot \epsilon_{high-k} \cdot A}{t_{high-k}}$$

$$\epsilon \uparrow \Rightarrow t_{Insulator} \uparrow \Rightarrow C = konst.$$

 Reduction of tunneling current

high-*k* - Requirements

Relative permittivity: $\epsilon_{r,high-k} = 12 - 20$

3.9

=> Equivalent oxide thickness $EOT = t_{eq} = t_{high-k} \frac{\epsilon_{SiO_2}}{\epsilon_{high-k}}$

high-*k* requirements

- Break through voltage
- Interface state density
- Band gap energy
- n*-Channel mobility
- CMOS compatibility
- ... and many more

$E_{BD} > 5 \text{ MV/cm}$
 $D_{it} < 10^{11} / \text{eVcm}^2$
 $E_G > 5 \text{ eV}$
 $\mu \sim 600 \text{ cm}^2/\text{Vs}$
yes
...


SiO₂

10 MV/cm
 $5 \cdot 10^{11} / \text{eVcm}^2$
9 eV
670 cm²/Vs
yes
...

high-*k*

Nearly as good as Silicon oxide SiO₂ in all features

High- k – Materials studied




- Low rel. permittivity $\epsilon_r = 7.2 \dots 11$

+ good properties:

1. $E_{\text{BD}} > 6.2 \dots 7.2 \text{ MV/cm}$
2. $D_{\text{it}} < 10^{11} / \text{eVcm}^2$
3. $E_{\text{G}} > 8.3 \dots 8.8 \text{ eV}$

+ ALD System available

+ mobility μ unknown!



+ good values Monocrystalline:

1. rel. permittivity ϵ_r
2. Leakage current


+ no data for amorphous films

+ mobility μ unknown!

On silicon oxid SiO_2


MOS – Diodes

- 1 Chromium-Mask process
- 7344 structures per wafer




n-MOSFETs

- 5 Chromium-Mask process
- 501 MOSFET per wafer
- 5 aspect ratios W/L




MOS-Diodes and MOSFETs with aluminium gate metal


n-MOSFET Parameters (SiO₂)



Transfer-Characteristics



Mobility



- Subthreshold swing: $S = 180 \text{ mV/dek}$
- Off Current per Micron W : $I_{\text{off}} = 10^{-13} \text{ A}/\mu\text{m}$

- n -Channel Mobility:
 $\mu = 682 \text{ cm}^2/\text{Vs} @ V_{\text{DS}} = 0.1\text{V}$


!Industry values!

Al₂O₃ - Deposition


ALD with

1. Water vapor H₂O
2. Tetramethylaluminium (TMA)
Al(CH₃)₃

@ p = 1mbar and 300°C




monolayer by monolayer



Starting surface

1x gas purge



Inert gas purge



ASM Microchemistry Ltd.



F120 SAT

Al₂O₃ – MIS Parameters

Data extracted from C(V)- and J(V)-Plots

- rel. Permittivity:

$$\epsilon_r = 9.12$$

- EOT ~ 8.3 nm

- Interface state density:

$$D_{it} = 5 \cdot 10^{11} / \text{eVcm}^2$$

- Flatband voltage shift:

$$\Delta V_{FB1} = -0.41 \text{V}$$


$$\Delta V_{FB2} = +0.98 \text{V}$$

$$\Delta V_{FB3} = -0.81 \text{V}$$

- Break through voltage:



$$E_{BD} = 5.8 \text{ MV/cm}$$

Capacitance-Voltage Plot



strong hysteresis

n-MISFET Parameters (Al₂O₃)



- Subthreshold swing: $S = 390 \text{ mV/dek}$
- Off Current per Micron W: $I_{\text{off}} = 10^{-12} \text{ A}/\mu\text{m}$


- *n*-Channel Mobility:
 $\mu = 126 \text{ cm}^2/\text{Vs} @ V_{\text{DS}} = 0.05\text{V}$

Pr₂O₃ - Deposition

Molecular Beam Evaporation

- in ultra high vacuum
- @ RT and 10⁻⁷ mbar
- Precursor: Pr₂O₃

amorphous films $\xrightarrow{700^\circ\text{C}}$ poly crystalline




AFM pictures showing a amorphous Pr₂O₃ film (1x1 μm²)

Pr₂O₃ - MIS-Structures

Data extracted from C(V)- and J(V)-Plots

- rel. Permittivity:
 $\epsilon_r = 11.0$
- EOT ~ 19.1 nm
- Interface state density:
 $D_{it} = 1.4 \cdot 10^{12} / \text{eVcm}^2$
- Flatband voltage shift:
 $\Delta V_{FB1} = -0.47\text{V}$
 $\Delta V_{FB2} = -0.63\text{V}$
 $\Delta V_{FB3} = -0.70\text{V}$
- Break through voltage:
 $E_{BD} = 3.0 \dots 6.5 \text{ MV/cm}$


Capacitance-Voltage Plot



High leakage current for smaller films


n-MISFET Parameters (Pr₂O₃)

Transfer-Characteristics



- Subthreshold swing: $S = 390 \text{ mV/dec}$
- Off Current: $I_{\text{off}} > 2.0 \cdot 10^{-12} \text{ A/}\mu\text{m}$

Mobility



- n-Channel Mobility:

$$\mu = 154 \text{ cm}^2/\text{Vs} @ V_{\text{DS}} = 0.1\text{V}$$

Evaluation

	Subthreshold swing [mV/dek]	Off Current [A/ μm]	<i>n</i> -Channel Mobility [cm ² /Vs]
Reference SiO ₂ MOSFETs	180	10 ⁻¹³	682
Al ₂ O ₃ MOSFETs	390	10 ⁻¹²	~126
Pr ₂ O ₃ MOSFETs	390	2.0*10 ⁻¹²	~154

- Unsatisfying results concerning
 - Subthreshold swing
 - *n*-Channel Mobility
- Could be optimized
- Big gap to SiO₂ values!

Summary

- ❑ A reference SiO₂ MOSFETs Prozess developed with
 - Industry values
 - Aluminium metal gate

 - ❑ Investigation of high-k MIS-Diodes and MISFETs with
 - Al₂O₃ ALD => hysteresis Problems
 - Pr₂O₃ amorphous MBE UHV => High leakage current, nonstable +700°C

 - ❑ Very low values for
 - *n*-Channel Mobility
 - Subthreshold swing
- } Al₂O₃ and Pr₂O₃